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Abstract— The main objective of this paper is to develop a 
Simulink based modeling platform for a commercial 3.3 kV/400 
A SiC MOSEFT power module. The implemented equivalent 
circuit of 3.3 kV SiC MOSFET in Simulink platform is based on 
the original well–established single–chip Mc Nutt/Hefner model. 
The developed model has been validated with the experimental 
data both for static and dynamic tests at several temperatures.  
The dynamic simulations have further been verified with 
various gate resistances that accurately describes the transient 
operation during turn-on and turn off of the pulse sequence. The 
influence of various parasitic elements (i.e., stray inductances) 
have been studied. Finally, the operation of a Buck converter, 
whose switch consists of two modules in series, has been verified, 
studying the converter efficiency under various circuit 
parameters. 
Keywords— SiC MOSFETs, Device Simulation, SiC 
device modeling, Wide bandgap devices, SiC power modules 
I. INTRODUCTION 
Recently, Silicon Carbide (SiC) material has shown 
promising results and is now well–believed to be the material 
of choice due to its superior physical properties (i.e. high 
critical electric field strength, wide bandgap, saturation 
velocity, thermal conductivity etc.,) for a diverse range of 
power applications. Because of these physical properties, SiC 
based semiconductor devices [1 – 10] offer faster switching 
capabilities, higher breakdown voltage and lower on–
resistance using thin, low–doped drift layer compared to 
conventional Si counterpart that fairly help to reduce the on–
state losses besides efficient and relaxed cooling requirement. 
This further leads to more system compactness, higher 
system efficiency and well suited to high–temperature 
electronic applications where the scope of using Si power 
devices is limited. While low voltage SiC devices (i.e., 
diodes, BJTs, MOSFETs, JFETs) in the voltage range from 
1.2 – 1.7 kV are commercially available for a diverse range 
of PV, automotive and industrial applications, high voltage 
SiC devices (> 3.3 kV) [11 – 16] still wait for their market 
entry. 
While fair SiC device technological progress is witnessed 
recently, SiC device modeling activity still lags behind the 
device development. Simple analytical device models [7 – 
10] with few set of parameters are required to facilitate the 
power converter design, optimize the gate drivability, study 
the impact of various circuit parasitics with an overall impact 
to lower the development cost and effort of potential power 
circuit. Several numerical, table based, physical [6] and 
empirical models have been published in the literature for Si 
and SiC based power devices with various degree of 
accuracy, complexity, scalability and validity range under 
different operating condition. Note that simple and more 
compact device models [1, 5 – 10] are required for accurate 
description of the physics of device operation on one side and 
accurate behavior of circuit predictability on the other side. 
So far, research activity related to the development of 
compact device models for high voltage SiC devices (> 3.3 
kV) is still very limited and not visible mostly in the scientific 
literature. 
The main objective of this work is therefore to develop 
and implement simple physical model in Simulink platform 
using 3.3 kV/400 A SiC MOSFET power module. The model 
chosen in the present work is based on the original 
comprehensive physics–based SiC MOSFET modeling work 
presented by McNutt/Hefner for single chip SiC MOSFET 
devices. A parameter extraction routine has been developed 
to facilitate quick extraction of device parameters from initial 
guesses supported by the measurement data. Results have 
finally been validated with static and dynamic experimental 
results. The developed model has further been validated 
under various test conditions such as gate resistance, 
temperature and stray inductances. The predicted energy 
losses show fair match with the experimental data in all cases.  
 
II. MODEL DESCRIPTION 
The model implemented in this work is based on the 
original work by McNutt/Hefner [1] that takes into account 
both the current component coming from the main part of the 
MOSFET channel and the conduction current, which 
originated from the channel’s corners. Note that the 
conduction process at the corners is induced at lower gate 
voltages than the main part. The total current Imos is then 
described by the (1), representing these two regions with Imosh 
for the main channel and Imosl for the corner. This division is 
accomplished by inserting in the model two threshold 
voltages, one for each part of the device operation. Moreover, 
the SiC MOSFET operation is separated in two more regions 
namely linear and saturation region. The voltage across the 
device primarily defines which part of the current component 
dominates in the conduction process. = +    (1) 
 
During the device conduction, the total drain–source 
voltage Vdds consists of the voltage across the MOSFET 
channel Vds, the voltage–drop along the drift part of the layer 
with resistance Rb and the voltage–drop across the series drain 
resistance Rs as well described by (2)  = + +   (2) 
The resistor Rs (representing the substrate part of the 
device) is constant, while the epitaxial resistor Rb is varying 
both with the depletion region width and the operating 
temperature, and its value is given by (3). 
=   (3) 
The internal capacitances as illustrated in Fig. 1, define the 
dynamic response of the model and finally shape the transient 
characteristics. The gate–source capacitance Cgs mostly 
remains constant during the device operation, whereas the 
gate–drain Cgd capacitance (4) and drain–source capacitance 
Cds (5) are voltage–dependent. Moreover, Cgi capacitor is 
inserted in the model when the gate voltage reaches large 
negative voltages but is excluded here due to its insignificant 
impact in the device operation. Furthermore, the temperature 
dependency of the device physical behavior was included in 
the model through a set of modeling parameters such as 
threshold voltage Vth, saturation Kp and linear Kfl region 
transconductance, transverse electric field parameter θ, bulk 
electron mobility μn, the intrinsic carrier concentration ni and 
the built–in junction potential Vbi. The values of the above 
parameters are changing according to the temperature, 
affecting the model current–voltage behavior [1]. 
=	 	,									 	 ≤ −, 	 ≤ −   (4) =   (5) 
The methodology for the parameter extraction is presented 
in [1, 3]. The theoretical values that form the initial guess were 
directly extracted first from the static and dynamic 
characteristics similar to [1, 3]. This extraction procedure is 
composed of two parts. The first part refers to the static 
validation and the second part refers to the parameters which 
govern the dynamic behavior of the model. The extraction 
procedure for each part was iterated for different parameters 
during static and dynamic validation until the final set of 
parameters are obtained that validate the experimental results 
with the lowest defined error margin. The static validation was 
obtained with two set of experimental data namely with 
constant gate–source voltage (Vgs) and sweeping drain–source 
voltage Vds at fixed temperature and  the other one with fixed 
drain–source voltage and varying gate–source voltage Vgs to 
get the transfer characteristics of SiC MOSFET module. 
The dynamic validation is made through a double pulse 
test, investigating the turn–on and off characteristics of the 
transistor. The electrical circuit is shown in Fig. 2, describing 
the experimental setup. The inductive load is supplied by 2.0 
kV DC bus voltage. The stray elements (Lstray, Lg and Ls) of 
the topology are included in the schematic reflecting the 
overall bus bar and other stray elements (i.e., power module, 
gate–emitter drivability etc.,) existing in the test setup. The 
final extracted parameter values in the Simulink model, are 
presented in Table 1. A complete experimental detail along 
with static and dynamic behavior under different test 
condition of 3.3 kV, 400 A SiC power module is given 
elsewhere [4]. 
 
Fig.1. A schematic cross–section of SiC MOSFET power module. 
 
Fig.2. Double pulse test electrical circuit used in the Simulink platform. 
III. MODEL VALIDATION 
A. Static validation 
A thorough validation of the model is performed with 
experimental data under different bias conditions and for 
different temperatures. Fig. 3 illustrates the experimental and 
simulated I–V characteristics for different gate voltages at 
room temperature. It can be observed that the model shows a 
fair agreement at different gate drive voltages. A fair 
agreement is further obtained at higher temperatures (i.e., 
25°C and 150°C) as shown in Fig. 4 at a gate bias of 20 V. 
Moreover, the validity of the model from transfer 
characteristics at different temperatures can also be observed 
in Fig. 5 at constant drain–source bias of 10.0 V where the 
trend of decreasing threshold voltage with the increase of 
temperature is clearly observed. The extracted on–resistance 
(Ron) comparison between the experimental and simulation 
results at a gate bias of 20 V is presented in Fig. 6, indicating 
again a fair agreement between experimental and model 
values. For example, experimental (model) on–resistance Ron 
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of 6.0 mΩ (6.0 mΩ) at 300 K and 20.0 mΩ (19.5 mΩ) at 425 
K is obtained. Note that the increase in the on–resistance (i.e., 
estimated by the slope of the linear portion of Ids – Vds curves 
for a given gate bias) with the temperature is primarily a 
result of reduction in the overall bulk mobility of electrons in 
the JFET region and drift layer at high temperatures 
consistent to the previous observations [3, 4, 7]. A threshold 
voltage (i.e., predicted from the linear portion of the transfer 
characteristics for a given drain–source bias) decrease with 
increasing temperature is clearly seen in Fig. 6 as well. 
 
Fig.3. Drain current as a function of drain voltage for four different gate 
voltages (5, 10, 15, 20 V) at 300 K. 
 
Fig.4. Drain current vs drain–source voltage with a gate bias of 20 V at 300, 
350, 375 and 425 K. 
 
Fig.5. Drain current vs gate–source voltage with a fixed drain bias of 10 V 
at 300, 350, 375 and 425 K. 
 
Fig.6. On–resistance Ron (left–axis) at gate voltage of 20 V and threshold 
voltage (right–axis) as a function of temperature for 3.3 kV SiC module. 
 
TABLE I EXTRACTED PARAMETERS FOR A 3.3 KV/400 A SIC MOSFET 
Parameter Value 
Kp0 Satur. region transconductance (A/V2) 120 
θ0 Transverse electric field parameter (1/V) 0.319 
Vt0 Threshold voltage (V) 4.2 
Kfl Linear region transconductance 0.001 
dVTl Low current threshold voltage diff. (V) 1.5 
Pvf Pitch–off voltage factor 0.75 
Rs Series drain resistance (mΩ) 0.862 
Nb Base dopant density (x1016cm–3) 2.25 
Wb Metallurgical drift region (cm) 0.0031 
A Device active area (cm2) 0.588 
Kf0 Linear region transconductance factor 1.05 
Cgs Gate–drain capacitance (nF) 40 
Cox Gate oxide capacitance (nF) 10 
αgd Gate–drain overlap area (cm2) 0.0038 
VTd0 Gate–drain overlap depletion thres. (V) –10 
Vbi Built–in junction potential (V) 3.1 
θ1 Temperature coefficient 0.8 
Kp1 Kp Temperature coefficient 0.95 
Kf1 Kf Temperature coefficient 2.8 
VT1 Threshold voltage temp. coefficient –0.015 
 
B. Dynamic validation 
The transient characteristics of the model are presented in 
Fig. 7 at a supply voltage of 2.0 kV. A double pulse test with 
inductive load for 3.3 kV, 400 A SiC MOSFET module has 
been performed for different temperatures, supply voltage and 
load currents using in–house gate drive unit and for different 
temperatures [4]. With fixed gate pulse sequence, a load 
inductance was varied to get the required load current during 
double pulse tests. As it is shown in the Fig. 7, the model 
accurately predicts the dynamic waveforms during turn on and 
off transients, estimating the correct di/dt and dv/dt slopes. For 
example, experimental (simulated) turn on and turn off energy 
loss was 65.0 (68.0) and 133 (106) mJ respectively, at 2.0 kV 
and 350 A. A relatively smaller simulated turn off energy loss 
is observed due to less turnoff voltage overshoot. However, 
the drain voltage overshoot at turn–off and the trend of the 
gate voltage swing is qualitatively correctly predicted by the  
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Fig.7. Experimental and simulated turn on (left) and turn off (right) waveforms for a 3.3kV SiC MOSFET at Vds= 2.0 kV, Id=350 A and Vgs=–5 to 20 V   
simulation. The observed oscillations in the experimental data 
probably come from the stray elements of the experimental 
setup associated to close proximity of gate–voltage probe, 
Rogowski current sensing coil and high voltage probe in the 
test setup. 
By inserting a small stray capacitor in parallel with the 
stray inductance (Lstray) in Fig. 2, the voltage turn–off 
oscillations are reproduced by the model and presented in Fig. 
8. The stray inductance is 180 nH, whereas the capacitance is 
30.5 nF. The frequency of the oscillations from the experiment 
is 2.17 MHz, and the model results in a resonant frequency of 
2.15 MHz, using equation (6). With this adjustment, the model 
turn–off losses increase to 111 mJ, reducing fairly the 
difference with the experiment data. Similarly, gate 
oscillations are introduced by inserting extra small stray 
inductances (Ls1 = 3 nH, Ls2 = 1.5 nH, and Ls3 = 40 nH) in 
parallel with the stray capacitance (30 nF) in the gate–emitter 
loop, thus verifying the appearance of gate oscillations in the 
experimental data as illustrated in Fig. 8b. The modified 
schematic is shown in Fig. 8c. =    (6) 
The impact of different gate resistors and temperature in 
the dynamic behavior of the model was tested separately. The 
influence of gate resistance is illustrated in Fig. 9. Resistor 
values of 6.0 Ω, 10.0 Ω, 15.0 Ω, 20.0 Ω and 27.0 Ω were 
investigated both in experiments and simulations. The turn on 
and off energy losses show a quasi–linear increasing trend as 
Rg becomes larger, because of the drain current and voltage 
require more time for switching and the area for the switching 
losses increases. The model predicts accurately this analytical 
trend, with a relatively small error margin. It is important to 
note, that the total energy loss with Rg = 27.0 Ω is 3 times 
higher than the total energy loss with Rg = 6.0 Ω. The 
switching waveforms are presented in Fig. 10, showing the 
impact of the gate resistor on the transient behavior of the 
module. As the value of the gate resistor is low, the switching 
is fast and the dv/dt and di/dt get large values. For higher 
values of gate resistors, the voltage and current rates decrease, 
and the oscillations are reduced resulting to lower overshoots.  
The switching energy loss for different temperatures is 
presented in Fig. 11. The operating temperature increases 
from 300 K to 425 K with a constant step of 25 K. Due to the 
higher temperature, the threshold voltage decreases, 
producing a time shifting for the waveforms, where the turn–
on happens earlier and the turn–off later for higher 
temperatures [4]. Overall, analytical trend is quite consistent 
with the experimental data indicating a slight increase in the 
switching energy loss with variation of temperature. However, 
the slopes of the drain current and voltage during turn on/off 
are not significantly affected by the temperature. 
 
(a) 
 
(b) 
IV. STRAY INDUCTANCES 
One important circuit parameter is the stray 
inductance that induces unwanted stress on the operational 
behavior of switches as a result of fast transient in the loop. 
For example, an overvoltage during fast transient with a given 
gate drivability (e.g., Rg) between the source-drain terminals 
may lead the device outside of its safe operating area. The 
model predictability is investigated here with varying overall 
loop inductance in the circuit. Figure 12 illustrates the energy 
dependency of the system with the overall stray inductance in 
the system. The turn on losses decrease around 51.8 % as the 
stray inductance increases, while the turn off losses increase 
53 %. Moreover, the total switching losses of the circuit seem 
to remain almost constant, with a slight increase of 4 mJ. The 
turn on losses reduce, because of the faster drop of the drain 
voltage, whereas the turn off losses rises due to the larger turn 
off voltage overshoot. 
 
 
(c) 
Fig.8. (a)Turn–off volatage with introduction of oscillations in model by 
inserting a small stray capacitor in parallel with the stray inductance, (b) Turn–
off gate bias with oscillations, by inserting stray inductances and capacitor in 
source terminal, and (c) schematic with all the parasitic elements. 
 
 
Fig.9. Energy losses for different gate resistors at 2.0 kV and 350 A. 
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Fig.10. Experimental and simulated turn on (left) and turn off (right) waveforms for a 3.3kV SiC MOSFET at gate resistors 6, 16, and 27 Ω.   
 
Fig.11. Energy losses for different temperatures at 2.0 kV and 350 A. 
 
Fig.12. Energy losses as a function of stray inductances at a supply voltage of 
2000 V 
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                                              Fig.13. Buck converter output voltage and gate voltage with an input voltage of 4.0 kV. 
 
Fig.14. Converter efficiency for various load conditions (20, 27, 40, 80 A).  
V. BUCK CONVERTER 
The model was finally evaluated through a buck converter 
topology. Two SiC MOSFET modules are connected in series 
to increase the complexity of the system. The input voltage is 
Vin = 4 kV, the duty cycle is D = 10 %, the switching 
frequency is 25 kHz, and the load resistor is 20 Ω. The output 
voltage (Vo) for this converter is 400 V, given by (7). =     (7) 
Fig. 13 illustrates the continuous conduction mode (CCM) 
operation of the designed converter, showing the well 
modulation performance of the model. It should be 
mentioned that it is not the scope of the work to develop an 
ideal buck converter here, but it merely reflects the validity 
of the model to support such converter design. For this 
reason, the output voltage presents ripples, according to the 
values of the system’s inductor (L = 1 mH) and capacitor (C 
= 5 μF), resulting in a 4% current and voltage ripple. The 
average voltage output is 401.8 V, as it was initially designed. 
The efficiency of the converter is mainly defined by the high 
diode losses, whereas both the conduction and the switching 
losses of the model are low, as expected. The efficiency of 
the converter with various loads and several junction 
temperatures, is plotted in Fig. 14. The temperature affects 
the two SiC MOSFET in series, as the diode model was not 
temperature adjustable. The result is according to the analysis 
in the dynamic behavior. Both the on–resistance and 
switching losses (Fig. 11) are slightly increased in elevated 
temperatures, showing a small degradation in the system’s 
efficiency. 
VI. CONCLUSIONS 
In this work, a simple and accurate Simulink based 
modeling platform for 3.3 kV, 400 A SiC MOSFET module 
is developed for the first time. The model has been verified 
with extensive static and dynamic characteristics where a fair 
agreement has been obtained under various test conditions 
(i.e., temperatures, gate resistances, stray inductances, supply 
voltages, load current etc.,). With the present model, a 
complete buck converter design with two devices in series 
was built and evaluated. The developed model presented here 
will provide a useful input support tool not only to design 
various power converters but also to predict the analytical 
energy loss trend for various topologies in high power 
applications. 
 
VII. REFERENCES 
[1] T. R. McNutt, A. R. Hefner, H. A. Mantooth, D. Berning, and R. 
Sei-Hyung, “Silicon carbide power MOSFET model and 
parameter extraction sequence,” IEEE Trans. Power Electron., 
vol. 22, no. 2, pp. 353–363, 2007. 
[2] T. Kimoto, “Progress and future challenges of silicon carbide 
devices for integrated circuits,” Proc. IEEE 2014 Cust. Integr. 
Circuits Conf., pp. 1–8, 2014. 
[3] G. Tsolaridis, K. Ilves, P. D. Reigosa, M. Nawaz, and F. Iannuzzo, 
“Development of Simulink-based SiC MOSFET modeling 
platform for series connected devices,” ECCE 2016 - IEEE Energy 
Convers. Congr. Expo. Proc., 2016. 
[4] C. Ionita, M. Nawaz, K. Ilves, and F. Iannuzzo, “Comparative 
Assessment of 3 . 3kV / 400A SiC MOSFET and Si IGBT Power 
Modules,” pp. 1343–1349, 2017. 
[5] P. Nayak and K. Hatua, “Modeling of switching behavior of 1200 
V SiC MOSFET in presence of layout parasitic inductance,” 2016 
IEEE Int. Conf. Power Electron. Drives Energy Syst., pp. 1–6, 
2016. 
[6] S. Potbhare, N. Goldsman, A. Lelis, J. M. McGarrity, F. B. 
McLean, and D. Habersat, “A physical model of high temperature 
4H-SiC MOSFETs,” IEEE Trans. Electron Devices, vol. 55, no. 8, 
pp. 2029–2040, 2008. 
[7] L. Ceccarelli, F. Iannuzzo, and M. Nawaz, “PSpice modeling 
platform for SiC power MOSFET modules with extensive 
experimental validation,” ECCE 2016 - IEEE Energy Convers. 
Congr. Expo. Proc., 2016. 
[8] M. Mudholkar, M. Saadeh, and H. a. Mantooth, “A datasheet 
driven power MOSFET model and parameter extraction procedure 
for 1200V, 20A SiC MOSFETs,” Proc. 2011 14th Eur. Conf. 
Power Electron. Appl., pp. 1–10, 2011. 
[9] J. Martins, M. Nawaz, I. Kalle, and F. Iannuzzo, “Development of 
PSpice modeling platform for 10 kV/100 a SiC MOSFET power 
module,” 2017 IEEE Energy Convers. Congr. Expo. ECCE 2017, 
vol. 2017–Janua, pp. 4358–4365, 2017. 
[10] M. Nawaz, F. Chimento, N. Mora, and M. Zannoni, “Simple spice 
based modeling platform for 4.5 kV power IGBT modules,” 2013 
IEEE Energy Convers. Congr. Expo. ECCE 2013, pp. 279–286, 
2013. 
300 325 350 375 400 425
Temperature [K]
93
94
95
96
97
98
20A 27A 40A 80A
[11] D. Johannesson, M. Nawaz, and K. Ilves, “Assessment of 10 kV, 
100 A Silicon Carbide mosfet Power Modules,” IEEE Trans. 
Power Electron., vol. 33, no. 6, pp. 5215–5225, 2018. 
[12] V. Pala, E. V. Brunt, L. Cheng, M. O’Loughlin, J. Richmond, A. 
Burk, S. T. Allen, D. Grider, J. W. Palmour, and C. J. Scozzie, “10 
kV and 15 kV silicon carbide power MOSFETs for next-
generation energy conversion and transmission systems,” 2014 
IEEE Energy Convers. Congr. Expo. ECCE 2014, pp. 449–454, 
2014. 
[13] J. Wang, T. Zhao, J. Li, A. Q. Huang, R. Callanan, F. Husna, and 
A. Agarwal, “Characterization, modeling, and application of 10-
kV SiC MOSFET,” Ieeeed, vol. 55, no. 8, pp. 1798–1806, 2008. 
[14] X. Song, A. Q. Huang, M. Lee, C. Peng, L. Cheng, H. O’Brien, A. 
Ogunniyi, C. Scozzie, and J. Palmour, “22 kV SiC Emitter turn-
off (ETO) thyristor and its dynamic performance including SOA,” 
Proc. Int. Symp. Power Semicond. Devices ICs, vol. 2015–June, 
pp. 277–280, 2015. 
[15] E. Van Brunt, L. Cheng, M. J. O’Loughlin, J. Richmond, V. Pala, 
J. Palmour, C. W. Tipton, and C. Scozzie, “27 kV, 20 A 4H-SiC 
n-IGBTs,” in Materials Science Forum, 2015, vol. 821, pp. 847–
850. 
[16] N. Kaji, H. Niwa, J. Suda, and T. Kimoto, “Ultrahigh-voltage SiC 
p-i-n diodes with improved forward characteristics,” IEEE Trans. 
Electron Devices, vol. 62, no. 2, pp. 374–381, 2015. 
 
